Abstract-CdTe and CdZnTe X-ray detector arrays for imaging and spectroscopy provide low capacitance current sources with low leakage currents. The optimal shaping time for lownoise operation is relatively high in CMOS analog channels that provide the readout for these detectors. The shaper is centered at lower frequencies, and thus the 1/f noise from the electronics is the main noise source that limits the resolution of the channel. The optimal dimensions of the input stage MOSFET are determined by this noise. In this paper a design criterion for the optimization of the resolution and the power consumption in a 1/f noise dominated readout is introduced. A readout based on CMOS switched charge sensitive preamplifier without feedback resistor has been designed and fabricated in the CMOS 2-low-noise analog process provided by MOSIS. This design provides high sensitivity and the possibility to integrate a large number of channels with low power consumption. Measurements of the performance of a first prototype chip are presented.
I. INTRODUCTION
C DTE and CdZnTe detector arrays have been recently attracting significant attention for imaging and spectroscopy [1] . A good performance can only be achieved with a carefully optimized analog channel for electronic readout that takes into consideration the unique features of these detectors. These features include a low capacitance source of charge packets (down to a few thousand electrons), a low leakage current, and a collection time of the order of 1 s.
CMOS low-noise amplifiers for silicon microstrip readout have been presented in [2] - [6] . A general description of the electronic readout system which is based on a charge sensitive preamplifier (CSP) was previously reported [7] - [9] . This paper presents CMOS analog channels which provide the readout to CdTe and CdZnTe detectors. It is shown that the 1/f noise from the electronics is the main noise source that limits the resolution of the channel. This is due to several factors: i) the reduction of the detector leakage current provides a reduction in the frequency at which the optimal resolution is found; ii) the corner between 1/f noise and thermal noise in MOSFET's is found at a relatively high frequency; and iii) the large Manuscript received May 30, 1996; revised September 5, 1996 and September 17, 1996 . This work was supported by the Kidron Foundation.
The authors are with Kidron Microelectronics Research Center, Department of Electrical Engineering, Technion-Israel Institute of Technology, 32000, Haifa, Israel (e-mail: nemirov@ee.technion.ac.il).
Publisher Item Identifier S 0018-9499(97)01510-4.
collection time of the CdTe and CdZnTe detectors of the order of 1 s forces a reduction in the center frequency of the shaper, regardless the optimum found from noise considerations, to reduce ballistic effects. In this paper a noise analysis is presented, based on these facts and on the gate voltage 1/f noise behavior of p-channel MOSFET's, which has been recently confirmed [10] , [11] . Based on these unique features, expressions for the determination of design parameters are derived (Section II).
A first prototype has been implemented through MOSIS [12] using the CMOS 2 low-noise analog process. The chip design and the measured characteristics are presented in Section III. In this design a CMOS switch is used to discharge the feedback capacitor. The preamplifier has high sensitivity that reduces the influence of the noise introduced by the shaper. Results of the operation of the amplifier and switch with low feedback capacitance are reported.
Noise and resolution measurements from the analog channel are presented in Section IV. The results confirm the influence of the noise sources considered in this study. It is verified that the 1/f noise is the dominant noise source for the frequency range of interest, according to considerations in Section II.
II. NOISE ANALYSIS
The resolution of the X-ray channel is determined by three main noise sources: white noise from the detector, 1/f noise, and channel thermal noise from the input stage transistor of the electronics. The resolution of the channel, defined as the minimum detectable variation of the measured parameter, is expressed in terms of the equivalent noise charge ENC. The expression for the equivalent noise charge for the noise sources mentioned have been calculated in [2] and [4] assuming that the noise filtering is performed by a semi-Gaussian pulse shaper of order . It has been shown that an increasing of above 2 does not improve considerably the resolution [2] . Assuming and that the input MOSFET is working in saturation, the expressions for ENC are (1) 0018-9499/97$10.00 © 1997 IEEE where and are, respectively, the input transistor channel thermal, input transistor 1/f, and detector noise components of ENC, is the area and is the drain current of the input MOSFET, is the total input load capacitance, is an empirical constant for the MOSFET 1/f noise, is the detector leakage current, and is the shaper time constant. Equation (1) assumes that the gate voltage referred noise of the MOSFET can be approximated by [13] ( 2) where is the transconductance of the MOSFET. Following the noise matching criterion [14] and assuming that the feedback capacitance can be neglected compared with the detector and MOSFET gate capacitance, an optimal value of the input load capacitance is found for the extreme cases of only 1/f noise or only thermal noise, respectively [4] (3a) (3b)
For shaping times of the order of 1 s or less (corresponding to microstrip detectors), the channel thermal noise is normally more dominant than the 1/f noise; thus the dimensions of the input transistor are determined by (3b). The same conclusion has been applied to preamplifiers based on other technologies presenting a lower 1/f noise [8] . In the multipurpose CMOS charge amplifier design it has been suggested that the optimal condition must be chosen from (3b) or from some middle value between (3a) and (3b) [4] .
Our work focuses on the design of a CMOS charge amplifier for CdTe and CdZnTe detectors which operates at lower frequencies. Due to the relatively large thickness of CdTe and CdZnTe detectors (of the order of millimeters), its collection time is of the order 1 s. It has been shown that the shaping time must be considerably larger than the collection time to reduce ballistic effects [9] , hence the shaper is centered at a lower frequency. Furthermore, the material has a high resistivity and operates at lower currents from 0.1 to 1 nA, resulting in a lower detector noise. Hence, the optimal shaping time is increased.
The ENC relationships in low current CdTe and CdZnTe detectors are illustrated in Fig. 1 for a typical design. Fig. 1 exhibits the characteristic feature of the analog channel for CdTe and CdZnTe detectors, namely the fact that the 1/f noise is now dominant.
The optimization criterion is based on the relationship between the two noise corners, the thermal noise-detector noise corner ( in Fig. 1 ) and the 1/f noise-thermal noise corner ( in Fig. 1 ). and are, respectively, given by The minimum value of ENC is at (see Fig. 1 ). The 1/f noise will be dominant when , and in this case the area of the input transistor is determined by (3a). From (4) and (5) and replacing by the expression in (3a), the ratio between the two corners is obtained (6) The significance of the 1/f noise is enhanced as is reduced. It is seen from (6) that the use of CdTe and CdZnTe detectors, which leads to a reduction in , increases the contribution of 1/f noise. Furthermore, a larger ratio , which reduces the thermal noise, also increases the influence of 1/f noise. Constraining by defining it as a given constant determined by the technology and assuming that is considerably lower than one, there is a range of shaping time values for which the resolution is roughly constant; although, the minimum is still obtained at (see Fig. 1 ). The 1/f noise introduces a technological limit for the improvement of a CMOS channel. For a given technology, recent studies have demonstrated that is lower for -channel transistors but increases significantly with gate voltage (or drain current) [10] , [11] . We have measured the value of and arrived at an empirical expression for the dependence of upon in the saturation region , with in and in . Based on these results, the criterion for optimal design is based upon the optimal drain current that equates the contribution of 1/f noise and thermal noise. This condition is found by reducing the drain current until . The resolution is improved due to the reduction of with . The optimal calculated from (6) is given by
The optimal shaping time is calculated from (4) or (5) I det and C det represent, respectively, the current source and the capacitance of the detector, C par is the parasitic capacitance due to package and connections, C a is the input capacitance of the OA, and C f is the feedback capacitance.
for the high collection time of these detectors. Taking as a reference an analog channel working with mA before optimization, our calculations show an improvement of 10-20% in the resolution after optimization. The optimal resolution found for the same specifications of Fig. 1 is 160 electrons with 20 pF input load capacitance.
In addition, there is a reduction of five to ten times in the drain current, which improves power consumption. This result is very important for the design of focal plane arrays with a large number of channels on the same chip.
III. CHIP DESIGN AND MEASURED CHARACTERISTICS
The CSP is presented in Fig. 2 , where the detector has been replaced by a small signal circuit that introduces all the relevant elements from the preamplifier point of view. The reset is provided by a CMOS switch which is separated from the small feedback capacitance by the output buffer. The noise filtering is accomplished by a semi-Gaussian pulse shaper of order . The total transfer function of the analog channel is given by (8) where is the peak value of the output voltage, is the input charge in electrons, and is the gain constant of the shaper. Two CSP's, CSP1 and CSP2, have been designed as standalone block circuits and have been fabricated with the same technology at the same run. The integrated circuits have been fabricated through MOSIS using the CMOS 2 lownoise analog process. These CSP's are based on a two-stage differential input CMOS operational amplifier. Differential stage amplifiers have been introduced as a building block for analog electronics for Technion Satellite TechSat.
The input stage transistor in CSP1 has a channel area 2000 2 m , a drain current of 500 A, and a transconductance of ; and in CSP2 it has a channel area 675 8 m , a drain current of 250 A, and a transconductance of . The switch transistors MSW1 and MSW2 have a channel area 3 2 m , which corresponds to the minimal dimensions provided by the fabrication process to reduce clock feed-through.
The frequency response has been measured adding a series capacitor of minimum capacitance value pF. The feedback capacitor deduced from these measurements has an average value of 580 fF. The high frequency limit of the charge bandwidth is dependent on the input load capacitance. By measuring this limit with different series capacitors, it is deduced that the gain-bandwidth product is 38.4 MHz and the total input capacitance is 15.2 pF. The high frequency limit of charge integration deduced from these values is 1.22 MHz.
The switched operation of the CSP is essential for the integration of a large number of channels in a single chip by eliminating the necessity of a large feedback resistor [6] . One of the most important parasitic effects in switched capacitor circuits is the clock feed-through [15] , [16] . In this study, various techniques have been used to reduce charge injection: i) the transistors are designed with the minimal dimensions available in the process to minimize the capacitances involved; ii) the reset is driven with the minimum voltage signal that provides adequate operation of the circuit; and iii) the CMOS switch provides a symmetric configuration of capacitors. When symmetric signals are applied to the gate of the n-MOSFET and the p-MOSFET, the charge is approximately redistributed between the transistors.
The charge injection process was studied by means of a series of switched capacitor amplifier circuits with different values of feedback and input capacitors. Various circuits with different values of feedback capacitance , ranging from 100-800 fF, have been implemented using the lownoise analog process. In Fig. 3 the measured output voltage is presented as a function of , and a linear dependence is observed. The slope of this line is the amount of charge injected due to clock feed-through. From Fig. 3 the amount of charge injected is 3.85e-14 Coulomb, which is equivalent to 240 000 electrons, a large value compared with the measured charge packet. Measurements at the output of the designed charge amplifiers correspond with this result. The relatively high output voltage steps generated by the clock feed-through are separated from the signal at the shaper stage (see Fig. 2 ).
IV. NOISE AND RESOLUTION MEASUREMENTS
The noise at the output of the CSP has been measured using the HP3562 Dynamic signal analyzer (DSA). Noise measurements of a switched system introduce an extra complication because the signal cannot be sampled while reset is active. The synchronization is internally performed at the DSA by controlling the triggering with the signal step produced by the reset of the charge amplifier. The minimum frequency that can be measured in this way is approximately the inverse of the time between two consecutive resets, . The measurements have been performed using ms. The measured noise spectrum, with different input capacitors, is exhibited in Fig. 4 . As expected, by increasing the input capacitance an increase in the noise is observed. From the data in Fig. 4 , the value of the total input capacitance, , and the preamplifier noise, can be evaluated. Choosing a frequency of 10 KHz for the evaluation of the noise, has been found to be 21.7 pF, with a standard deviation of 5.3 pF. The value found for the noise constant [see (2) ] deduced from these measurements is e-31 . These values are in good agreement with those of Sections II and III.
The measured output noise spectrum of the CSP, with and without the detector, is shown in Fig. 5 . It is seen that there is no difference in the output noise of the amplifier at medium frequencies, but the noise exhibits dependence at low frequencies (the slope of the graph is 1 rather than 1/2) as a result of the contribution of noise from the detector and the detector circuit. The amplifier noise without a detector at the input follows a 1/f behavior in all the observed frequency range.
The ENC has been directly measured connecting the output of the CSP to a semi-Gaussian pulse shaper implemented with the Camberra 2025 AFT Research Amplifier and a multichannel analyzer. A low-noise pulse is generated using the Canberra 1407 Reference Pulser that can generate very small precise voltage steps. The voltage step is transformed into a current pulse by a small series capacitor connected to the detector input of the CSP. The full width half maximum output voltage is measured at the multichannel analyzer, and the equivalent noise charge of the system is calculated by (9) where 2.35 is the well-known factor that relates the FWHM value to the rms value for a Gaussian process. Fig. 6 presents the measured ENC as a function of the shaping time, with and without detector at the input. It is observed that in the readout without a detector, the noise is nearly constant for the higher values of the shaping time, showing that the 1/f noise component is indeed dominant. When the detector is connected, the ENC increases due to the capacitance added to the input. In addition, there is a slight increase in the ENC for the largest shaping time, corresponding to the noise introduced by the detector. In both curves, the noise increases for the smaller shaping times, as the thermal noise of the amplifier results in being the dominant component at higher frequencies.
The observed minimum value of ENC is 900 electrons for a CSP based on a differential input operational amplifier, which doubles the noise from the input stage, and input load capacitance of 20 pF. The ENC is expected to be reduced upon further reduction of the parasitic capacitances and a better matching of the input transistor area. A lower ENC will be obtained in applications where a differential input is not used.
V. SUMMARY
A CMOS analog channel for CdTe and CdZnTe X-ray detectors with a CMOS switch, which provides the required reset, is studied. The main noise sources of this channel are analyzed. It is found that at the shaping time that provides optimal resolution the 1/f noise of the input transistor is the dominant noise. The dimensions of the input stage are designed to optimize this noise component. Analytical expressions for the optimal input transistor bias current and shaping time are derived, based on the noise analysis and recent empirical results reported and measured on p-channel MOSFET's. The optimal drain current values found are adequate for the integration of a large number of channels on the same chip, as required for X-ray focal plane arrays. Experimental results of the measured performance of a first prototype are presented including gain bandwidth of 34 MHz, input capacitance of 20 pF, and a feedback capacitance of 0.5 pF. A CMOS switch is used to provide the reset option. The charge injection phenomena is tested down to a 0.1 pF feedback capacitor. An injected charge from the switch of 240 000 electrons has been measured. A large number of these preamplifiers can be integrated in a single chip and connected to an X-ray detector array.
Noise and resolution measurements from the analog channel are presented. The results verify the relative contribution of the noise sources considered in this study. A resolution of 900 electrons is observed in the first prototype. The ENC is expected to be reduced upon further reduction of the parasitic capacitances and a better matching of the input transistor area. A lower ENC will be obtained in applications where a differential input is not essential. The analysis of Section II indicates that the optimal resolution expected is 100-200 electrons for an input capacitance of 20 pF, i.e., 5-10 electrons/pF. The results of this work will lead to the improvement of the state-of-art integrated readouts for CdTe and CdZnTe detectors.
